CMOS PLL Synthesizers: Analysis And Design

[GigaWatt]

CMOS PLL Synthesizers: Analysis And Design (by Keliu Shu & Edgar Sanchez-Sinencio)

This book presents both fundamentals and the state of the art of PLL synthesizer design and analysis techniques. A complete overview of both system-level and circuit-level design and analysis are covered. A 16mW, 2.4GHz, sub-2V, Sigma Delta fractional-N synthesizer prototype is implemented in 0.35m m CMOS. It features a high-speed and robust phase-switching prescaler, and a low-complexity and area-efficient loop capacitance mulitplier, which tackle speed and integration bottlenecks of PLL synthesizer elegantly. This book is conceived as a PLL synthesizer manual for both academia researchers and industry design engineers.



download links:

Code: [Select]

https://cloud.mail.ru/public/4DJ5/5Cs4WXGjM

Code: [Select]

https://www.asuswebstorage.com/navigate/a/#/s/95376C5F1169455989244D4854AA51E9W

Code: [Select]

https://app.box.com/s/fqhsjajg8v8si5wqhbj0eodpqx4kaqz0